

N THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re the Application of:

TI-35427

Gerard Chauvel, et al.

Art Unit: 2183

Serial No:

10/632,214

Examiner:

Filed:

July 31, 2003

Conf. No.: 1113

For:

Test With Immediate and Skip Processor Instruction

TRANSMITTAL LETTER ACCOMPANYING CERTIFIED COPY OF PRIORITY APPLICATION UNDER 35 U.S.C. §119

Commissioner for Patents

P.O. Box 1450

Alexandria, VA 22313-1450

MAILING CERTIFICATE UNDER 37 C.F.R. §1.8(a)

I hereby certify that the above correspondence is being deposited with the U.S. Postal Service as First Class Mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on March 12, 2004.

Robin E Barnum

Dear Sir:

Submitted herewith is a certified copy of European Patent Application No. 03291910.2 (TI-35427EP), filed on July 30, 2003, in the European Patent Office and from which priority under 35 U.S.C. §119 is claimed for the above-identified application.


Respectfully submitted,

Robert & Markelle

Robert D. Marshall, Jr. Attorney for Applicant

Reg. No. 28,527

Texas Instruments Incorporated P.O. Box 655474, MS 3999 Dallas, TX 75265 (972) 917-5290



TI - 35427EP
FOR: 5/N 10/632, 214
Office européen (TI-35427)



Europäisches **Patentamt**

European **Patent Office**

Bescheinigung

Certificate

Attestation

Die angehefteten Unterlagen stimmen mit der ursprünglich eingereichten Fassung der auf dem nächsten Blatt bezeichneten europäischen Patentanmeldung überein.

The attached documents are exact copies of the European patent application conformes à la version described on the following page, as originally filed.

Les documents fixés à cette attestation sont initialement déposée de . la demande de brevet européen spécifiée à la page suivante.

Patentanmeldung Nr.

Patent application No. Demande de brevet n°

03291910.2

Der Präsident des Europäischen Patentamts; Im Auftrag

For the President of the European Patent Office

Le Président de l'Office européen des brevets p.o.

R C van Dijk

.



Anmeldung Nr:

Application no.: 03291910.2

Demande no:

Anmeldetag:

Date of filing: 30.07.03

Date de dépôt:

Anmelder/Applicant(s)/Demandeur(s):

Texas Instruments Incorporated 7839 Churchill Way Dallas, Texas 75251 ETATS-UNIS D'AMERIQUE TEXAS INSTRUMENTS FRANCE Avenue Bel Air 06271 Villeneuve Loubet Cédex FRANCE

Bezeichnung der Erfindung/Title of the invention/Titre de l'invention: (Falls die Bezeichnung der Erfindung nicht angegeben ist, siehe Beschreibung. If no title is shown please refer to the description.

Si aucun titre n'est indiqué se referer à la description.)

Test with immediate and skip processor instruction

In Anspruch genommene Prioriät(en) / Priority(ies) claimed /Priorité(s) revendiquée(s)
Staat/Tag/Aktenzeichen/State/Date/File no./Pays/Date/Numéro de dépôt:

US/31.07.02/US 400391 P

Internationale Patentklassifikation/International Patent Classification/Classification internationale des brevets:

G06F9/00

Am Anmeldetag benannte Vertragstaaten/Contracting states designated at date of filing/Etats contractants désignées lors du dépôt:

AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE SI SK TR LI

TEST WITH IMMEDIATE AND SKIP PROCESSOR INSTRUCTION

FIELD OF THE INVENTION

The present invention relates generally to processors and more particularly to an executable instruction that is capable of testing two values and skipping or executing the subsequent instruction based on the result of the test.

BACKGROUND OF THE INVENTION

Many types of electronic devices are battery operated and thus preferably consume as little power as possible. An example is a cellular telephone. Further, it may be desirable to implement various types of multimedia functionality in an electronic device such as a cell phone. Examples of multimedia functionality may include, without limitation, games, audio decoders, digital cameras, etc. It is thus desirable to implement such functionality in an electronic device in a way that, all else being equal, is fast, consumes as little power as possible and requires as little memory as possible. Improvements in this area are desirable.

SUMMARY OF THE INVENTION

As disclosed herein, a processor may execute an instruction that includes an immediate value and a reference to a register accessible to the processor. The instruction causes the processor to perform a test using the immediate value and the contents of the register referenced in the instruction. Based on the outcome of test, the subsequent instruction is executed or skipped. Further, the instruction includes at least one bit that specifies how the test is to be performed. The bit may specify that the immediate value is to be compared to the register value, or that the immediate value is used to mask the register value and the masked register value has one or more of its bits tested.

NOTATION AND NOMENCLATURE

Certain terms are used throughout the following description and claims to refer to particular system components. As one skilled in the art will appreciate, semiconductor companies may refer to a component by different names. This document does not intend to distinguish between components that differ in name but not In the following discussion and in the claims, function. terms "including" and "comprising" are used in an open-ended fashion, and thus should be interpreted to mean "including, but Also, the term "couple" or "couples" not limited to...". intended to mean either an indirect or direct connection. Thus, if a first device couples to a second device, that connection may be through a direct connection, or through an indirect; connection "Skipping" an instruction via other devices and connections. means that the instruction, which may have already been fetched by the processor, is not permitted to complete through the processor's pipeline in favor of the instruction following the skipped instruction.

BRIEF DESCRIPTION OF THE DRAWINGS

The second second second

For a more detailed description of the preferred embodiments of the present invention, reference will now be made to the accompanying drawings, wherein:

Figure 1 shows a diagram of a system in accordance with preferred embodiments of the invention and including a Java Stack Machine ("JSM") and a Main Processor Unit ("MPU");

Figure 2 illustrates an embodiment of the invention in the form of a wireless communication device;

Figure 3 shows a block diagram of the JSM of Figure 1 in accordance with preferred embodiments of the invention;

Figure 4 shows various registers used in the JSM of Figures 1 and 3; and

Figure 5 shows an exemplary format of a test and skip instruction in accordance with the preferred embodiment of the invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

The following discussion is directed to various embodiments of the invention. Although one or more of these embodiments may be preferred, the embodiments disclosed should not be interpreted, or otherwise used, as limiting the scope of the disclosure, including the claims, unless otherwise specified. In addition, one skilled in the art will understand that the following description has broad application, and the discussion of any embodiment is meant only to be exemplary of that embodiment, and not intended to intimate that the scope of the disclosure, including the claims, is limited to that embodiment.

The subject matter disclosed herein is directed to a programmable electronic device such as a processor that executes various instructions including, without limitation, a "test immediate and skip" instruction. The following describes the operation of a preferred embodiment of a processor on which the with immediate and skip instruction may run. Other processor architectures and embodiments may be available or developed on which to run the instruction and thus this disclosure and the claims which follow are not limited to any particular type of processor. Details regarding the format and operation of the test with immediate and skip instruction follow the description of the processor.

The processor described herein is particularly suited for executing Java™ Bytecodes or comparable code. As is well known, Java is particularly suited for embedded applications. Java is a relatively "dense" language meaning that on average each instruction may perform a large number of functions compared to

various other programming languages. The dense nature of Java is of particular benefit for portable, battery-operated devices that preferably include as little memory as possible to save space and power. The reason, however, for executing Java code is not material to this disclosure or the claims which follow. The processor described herein may be used in a wide variety of electronic systems. By way of example and without limitation, the Java-executing processor described herein may be used in a portable, battery-operated cell phone. Further, the processor advantageously includes one or more features that permit the execution of the Java code to be accelerated.

Referring now to Figure 1, a system 100 is shown in accordance with a preferred embodiment of the invention. As shown, system includes at least two processors 102 and 104. 102 is referred to for purposes of this disclosure as a Java Stack Machine ("JSM") and processor 104 may be referred to as a Main Processor Unit ("MPU"). System 100 may also include memory 106 coupled to both the JSM 102 and MPU 104 and thus accessible by both processors. At least a portion of the memory 106 may be shared by both processors meaning that both processors may access: the same shared memory locations. Further, if desired, a portion of the memory 106 may be designated as private to one processor or the other. System 100 also includes a Java Virtual Machine ("JVM") 108, compiler 110, and a display 114. The JSM 102 preferably includes an interface to one or more input/output ("I/O") devices such as a keypad to permit a user to control various aspects of the system 100. In addition, data streams may be received from the I/O space into the JSM 102 to be processed by the JSM 102. Other components (not specifically shown) may include, without limitation, a battery and an analog transceiver to permit wireless communications with other devices. above, while system 100 may be representative of, or adapted to, a wide variety of electronic systems, an exemplary electronic

system may comprise a battery-operated, mobile cell phone such as that is shown in Figure 2. As shown, a mobile communications device includes an integrated keypad 412 and display 414. Two processors and other components may be included in electronics package 410 connected to keypad 410, display 414, and radio frequency ("RF") circuitry 416 which may be connected to an antenna 418.

As is generally well known, Java code comprises a plurality of "bytecodes" 112. Bytecodes 112 may be provided to the JVM 108, compiled by compiler 110 and provided to the JSM 102 and/or MPU 104 for execution therein. In accordance with a preferred embodiment of the invention, the JSM 102 may execute at least and generally most, of the some, Java bytecodes. appropriate, however, the JSM 102 may request the MPU 104 to execute one or more Java bytecodes not executed or executable by In addition to executing Java bytecodes, the MPU the JSM 102. 104 also may execute non-Java instructions. The MPU 104 also hosts an operating system ("O/S") (not specifically shown), which performs various functions including system memory management, the system task management that schedules the JVM 108 and most or all other native tasks running on the system, management of the display 114, receiving input from input devices, etc. limitation, Java code may be used to perform any one of a variety applications including multimedia, games applications in the system 100, while non-Java code, which may comprise the O/S and other native applications, may still run on the system on the MPU 104.

The JVM 108 generally comprises a combination of software and hardware. The software may include the compiler 110 and the hardware may include the JSM 102. The JVM may include a class loader, bytecode verifier, garbage collector, and a bytecode

interpreter loop to interpret the bytecodes that are not executed on the JSM processor 102.

In accordance with preferred embodiments of the invention, the may execute least at two instruction sets. One instruction set may comprise standard Java bytecodes. well-known, Java is a stack-based programming language in which instructions generally target a stack. For example, an integer add ("IADD") Java instruction pops two integers off the top of the stack, adds them together, and pushes the sum back on the As will be explained in more detail below, the JSM 102 comprises a stack-based architecture with various features that accelerate the execution of stack-based Java code.

Another instruction set executed by the JSM 102 may include other than standard Java instructions. In accordance with at least some embodiments of the invention, such other instruction set may include register-based and memory-based operations to be performed. This other instruction set generally complements the Java instruction set and, accordingly, may be referred to as a complementary instruction set architecture ("C-By complementary, it is meant that the execution of some more complex Java bytecodes may be substituted sequences" using C-ISA instructions that permit calculation process to "walk through" the JVM data structures. Further, such micro-sequences may also use bytecode instructions. Further, Java execution may be made more efficient and run faster by replacing some sequences of Bytecodes by preferably shorter and more efficient sequences of C-ISA instructions. also may be used within a C-ISA sequence. The two sets of instructions may be used in a complementary fashion to obtain satisfactory code density and efficiency. As such, the JSM 102 generally comprises a stack-based architecture for efficient and accelerated execution of Java bytecodes combined with a registerbased architecture for executing register and memory based C-ISA instructions. Both architectures preferably are tightly combined and integrated through the C-ISA.

Figure 3 shows an exemplary block diagram of the JSM 102. shown, the JSM includes a core 120 coupled to data storage 122 and instruction storage 130. The core may include one or more shown. Such components preferably include components as registers 140, three address generation units. plurality of ("AGUs") 142, 147, micro-translation lookaside buffers (micro-156, a multi-entry micro-stack 146, an arithmetic logic unit ("ALU") 148, a multiplier 150, decode logic 152, and instruction fetch logic 154. In general, operands may be retrieved from data storage 122 or from the micro-stack 146, processed by the ALU 148, while instructions may be fetched from instruction storage 130 by fetch logic 154 and decoded by decode The address generation unit 142 may be used to calculate addresses based, at least in part on data contained in The AGUs 142 may calculate addresses for Cthe registers 140. ISA instructions as will be described below. The AGUs 142 may support parallel data accesses for C-ISA instructions perform array or other types of processing. AGU 147 couples to and may manage overflow and underflow the micro-stack 146 conditions in the micro-stack preferably in parallel. The micro-TLBs 144, 156 generally perform the function of a cache for the address translation and memory protection information bits that are preferably under the control of the operating system running on the MPU 104.

Referring now to Figure 4, the registers 140 may include 16 registers designated as RO-R15. Registers RO-R3, R5, R8-R11 and R13-R14 may be used as general purposes ("GP") registers usable for any purpose by the programmer. Other registers, and some of the GP purpose registers, may be used for specific functions.

For example, registers R4 and R12 may be used to store two Register R4 preferably is used to store the program counters. program counter ("PC") and register R12 preferably is used to store a micro-program counter ("micro-PC"). In addition to use as a GP register, register R5 may be used to store the base address of a portion of memory in which Java local variables may be stored when used by the current Java method. The top of the micro-stack 146 is reflected in registers R6 and R7. The top of the micro-stack has a matching address in external memory pointed to by register R6. The values contained in the micro-stack are the latest updated values, while their corresponding values in external memory may or may not be up to date. Register R7 provides the data value stored at the top of the micro-stack. Registers R8 and R9 may also be used to hold the address index 0 ("AIO") and address index 1 ("AII"), as will be explained below. Register R14 may also be used to hold the indirect register index ("IRI") as will also be explained below. Register R15 may be used for status and control of the JSM 102. As an example, one status/control bit (called the "Micro-Sequence-Active" bit) may indicate if the JSM 102 is executing a "simple" instruction or a "complex" instruction through a "micro-sequence." controls in particular, which program counter is used R4 (PC) or (micro-PC) to fetch the next instruction. R12 Α bytecode instruction is generally one in which the JSM 102 may perform an immediate operation either in a single cycle (e.g., an "iadd" instruction) or in several cycles (e.g., "dup2_x2"). "complex" bytecode instruction is one in which several memory may be required to be made within the JVM data structures for various verifications (e.g., Null pointer, array Because these data structures are generally JVMboundaries). dependent and thus may change from one JVM implementation to another, the software flexibility of the micro-sequence provides a mechanism for various JVM optimizations now known or later developed.

Referring again to Figure 3, as noted above, the JSM 102 is adapted to process and execute instructions from at least two instruction sets. instruction set includes stack-based One operations and the second instruction set includes register-based The stack-based instruction set may and memory-based operations. Java bytecodes pop, unless empty, data include Java bytecodes. from and push data onto the micro-stack 146. The micro-stack 146 preferably comprises the top n entries of a larger stack that is implemented in data storage 122. Although the value of n may be vary in different embodiments, in accordance with at least some embodiments, the size n of the micro-stack may be the top eight entries in the larger, memory-based stack. The micro-stack 146 preferably comprises a plurality of gates in the core 120 of the By implementing the micro-stack 146 in gates (e.g., registers) in the core 120 of the processor 102, access to the data contained in the micro-stack 146 is generally very fast, although any particular access speed is not a limitation on this disclosure.

The second, register-based, memory-based instruction set may comprise the C-ISA instruction set introduced above. The C-ISA instruction set preferably is complementary to the Java bytecode instruction set in that the C-ISA instructions may be used to accelerate or otherwise enhance the execution of Java bytecodes. For example, the compiler 110 may scan a series of Java bytes codes 112 and replace one or more of such bytecodes with an optimized code segment mixing C-ISA and bytecodes and which is capable of more efficiently performing the function(s) performed by the initial group of Java bytecodes. In at least this way, Java execution may be accelerated by the JSM 102. The C-ISA instruction set includes a plurality of instructions including a "test with immediate and skip" instruction as mentioned above and explained below in detail.

Referring still to Figure 3, the ALU 148 adds, subtracts, and shifts data. The multiplier 150 may be used to multiply two values together in one or more cycles. The instruction fetch logic 154 generally fetches instructions from instruction storage 130. The instructions may be decoded by decode logic 152. Because the JSM 102 is adapted to process instructions from at least two instruction sets, the decode logic 152 generally comprises at least two modes of operation, one mode for each instruction set. As such, the decode logic unit 152 may include a Java mode in which Java instructions may be decoded and a C-ISA mode in which C-ISA instructions may be decoded.

The data storage 122 generally comprises data cache ("D-cache") 124 and data random access memory ("D-RAMset") 126. Reference may be made to US patent applications Serial nos. 09/591,537, 09/591,656 and 09/932,794. The stack (excluding the micro-stack 146), arrays and non-critical data may be stored in the D-cache 124, while Java local variables, critical data and non-Java variables (e.g., C, C++) may be stored in D-RAM 126. The instruction storage 130 may comprise instruction RAM ("I-RAM") 132 and instruction cache ("I-cache") 134. The I-RAMset 132 may be used for "complex" micro-sequenced bytecodes or other micro-sequences or sequences of code, as will be described below. The I-cache 134 may be used to store other types of Java bytecode and mixed Java/CISA instructions.

As explained above, the C-ISA instruction set preferably permits register-based and memory-based operations. While not the only C-ISA instruction, as noted above one such instruction is the "test with immediate and skip" instruction. An embodiment of this instruction is depicted in Figure 5. preferred embodiment of the test and skip with immediate instruction comprises an opcode 230, a reference 232

register (labeled generically as "Rd" in Figure 5), and an immediate value V 236. The immediate value may have any suitable format such as an eight-bit signed value.

The test with immediate and skip instruction 238 in Figure 5 generally operates in one of at least two modes depending on the state of at least one bit in register reference Rd 232. The Rd reference in Figure 5 preferably includes four bits (Rd[3:0]) with Rd[3] being the most significant bit and occupying bit location 232a. The modes preferably are determined by the most significant bit Rd[3]. In some embodiments one mode is specified when Rd[3] is a logic "0", while another mode is specified when Rd[3] is a "1". In the former mode, Rd 232 references one of the registers from RO-R7, while in the latter mode, Rd references R8-R15. In other embodiments, a logic "1" for Rd [3] may specify the former mode and a logic "0" for Rd [3] may specify the latter mode, or a bit besides Rd [3] could be used to specify the mode.

In accordance with the preferred embodiment, as noted above when Rd [3] is a 0, the register Rd 232 encodes one of a first group of registers, preferably registers R0-R7 in Figure 4. immediate value V does not match the contents of the eight lower bits of the register referenced by Rd, then the instruction that follows the test and skip instruction 238 is "skipped." the next instruction means that the subsequent instruction, which may have already been fetched by fetch logic 154, permitted to complete through the processor's pipeline. the subsequent instruction may occur by replacing the instruction with a "no operation" (NOP) instruction which is permitted to complete but, by its nature, generally does nothing. the subsequent instruction may be performed other ways as well. such as by flushing the subsequent from the processor's pipeline. If, however, value V matches the contents of register Rd, then the subsequent instruction is executed, and thus not skipped.

The combination of various logic including, without limitation, the decode logic 152 and/or fetch logic 154 may be used to perform the instruction replacement as described above. Further, the comparison of immediate value V with the contents of Rd may be performed by any suitable logic in the processor core 120 such as the ALU 148. The comparison preferably comprises a bit-by-bit comparison between V and the contents of Rd. If desired, a bit in the status register R15 may be written to reflect the result of the comparison. For example, this status bit may be written as a "0" if V does not match the contents of Rd or as a "1" if there is a match.

The test with immediate and skip instruction avoids having to use a register to store the immediate value which may be helpful in cores having a limited number of registers. Further, the instruction described herein avoids having to load the immediate value from memory, thereby reducing the instruction count.

If Rd [3] is a logic 1, register reference Rd 232 encodes one of a second group of registers, preferably registers R8-R15. In this mode, the processor 102 generally examines the state of one or more bits, but not necessarily all bits, in register Rd. such, the immediate value V is used to mask the contents of This may be accomplished in the preferred register Rd 232. embodiment by logically AND'ing register Rd with the immediate value V on a bit-by-bit basis. The mask (immediate value V) may comprise 0's in the bit places that are not of interest, and 1's in the bit places that are of interest. Once the contents of register Rd 232 are masked, the bits corresponding to the bit positions of the mask having a 1 are examined to determine whether they are a 0 or a 1. If the contents of register Rd, all 0's, are not then the next instruction after masking, following the test and skip instruction 238 is skipped

described above. If, however, the masked register Rd is all 0's, the subsequent instruction is executed and not skipped.

Targeting registers R8-R15 may be particularly appropriate for testing individual bits of the status register (e.g., the eight lower bits) and for jumping to a specific routine if one of those bits is set or continue to run another routine if not set. In the JSM architecture, some of these lower status bit may be used (set/cleared) by the MPU 104 to dynamically change the behavior of JSM 102. When one of these status bit is set to "1", the micro-sequence executing complex bytecodes may behave differently than when the same status bit is set to "0".

The format shown in Figure 5 is directed to a 16-bit instruction. Other embodiments of the test with immediate and skip instruction may include a different number of bits and/or a different number of bits for each of the fields shown in Figure 5. In some embodiments, the Rd[3] bit functionality may be replaced by the detection of a specific Rd field 232 value to target only a particular register (e.g., the status register R₁₅). Further, in some embodiments, the C bit 234 may be eliminated and two different opcodes 230 could be used to specify the different testing paradigms.

While the preferred embodiments of the present invention have been shown and described, modifications thereof can be made by one skilled in the art without departing from the teachings of the invention. The embodiments described herein are exemplary only, and are not intended to be limiting. Many variations and modifications of the invention disclosed herein are possible and are within the scope of the invention. Accordingly, the scope of protection is not limited by the description set out above. Each and every claim is incorporated into the specification as an embodiment of the present invention.

CLAIMS

1. A processor executing a plurality of instructions, comprising:

an arithmetic logic unit; and

- a plurality of registers coupled to the ALU, each register programmable to store a register value; wherein said processor executes a test and skip instruction that includes an immediate value and a reference to a register, performs a comparison using the immediate value and the register value stored in the referenced register, and causes the processor to execute or not execute a subsequent instruction that follows the test and skip instruction based on the comparison.
- 2. The processor of claim 1 wherein the comparison is performed by comparing the immediate value to the register value in the referenced register.
- 3. The processor of claim 2 wherein the processor does not execute the subsequent instruction if the immediate value does not match the register value and executes the subsequent instruction if the immediate value does match the register value.
- 4. The processor of claim 1 wherein the comparison is performed by masking the register value in the referenced register with the immediate value and examining one or more bits in the masked version of the referenced register.
- 5. The processor of claim 4 wherein the masking is performed by ANDing the immediate value with the register value.

- 6. The processor of claim 1 wherein the instruction includes at least one bit that specifies how the comparison is to be performed.
- 7. The processor of claim 6 wherein the at least one bit specifies whether the register reference is to a register from a first group of registers or to a register from a second group of registers, and if a register from the first group of registers is specified by said bit, the comparison is performed by comparing the immediate value to the register value, and, if a register from the second group of registers is specified by said bit, the comparison is performed by masking the register value with the immediate value and examining one or more bits in the masked version of the referenced register.
- 8. The processor of claim 6 wherein the registers include a status register and if the register reference specified by said at least one bit is not the status register, the comparison is performed by comparing the immediate value to the register value in the referenced register, and, if the register reference specified by said at least one bit is the status register, the comparison is performed by masking the register value in the status register with the immediate value and examining one or more bits in the masked version of the status register.
- 9. A method of executing an instruction having a reference to a register, an immediate value, and a control bit that dictates one of at least two tests, the method comprising:

examining said control bit to determine its state;

if said control bit is in a first state, comparing the immediate value to the contents of the register referenced in the instruction and skipping a subsequent instruction based on the outcome of the comparison; or

if said control is in a second state, masking the contents of the register with the immediate value, testing one or more bits in the masked version of the contents of the register, and skipping a subsequent instruction based on the outcome of the testing.

10. The method of claim 9 wherein skipping the subsequent instruction comprises replacing the subsequent instruction with a no operation instruction.


the state of the s . . •

TEST WITH IMMEDIATE AND SKIP PROCESSOR INSTRUCTION

ABSTRACT

A processor (102) is disclosed herein that may execute an instruction that includes an immediate value and a reference to a register accessible to the processor. The instruction causes the processor to perform a test using the immediate value and the contents of the register referenced in the instruction. Based on the outcome of test, the subsequent instruction is executed or skipped. Further, the instruction includes at least one bit that specifies how the test is to be performed. The bit may specify that the immediate value is to be compared to the register value, or that the immediate value is used to mask the register value and the masked register value has one or more of its bits tested.

Figure 3



R0 GENERAL PURPOSE (GP) R1 GENERAL PURPOSE (GP) R2 GENERAL PURPOSE (GP) R3 GENERAL PURPOSE (GP) R4 PROGRAM COUNTER (PC) R5 GENERAL PURPOSE / LOCAL VARIABLE POINTER (LV) R6 STACK POINTER (SP) R7 TOP OF STACK (ToS) R8 GENERAL PURPOSE / ADDRESS INDEX 0 (AIO) R9 GENERAL PURPOSE / ADDRESS INDEX 1 (AI1) R10 GENERAL PURPOSE (GP) R11 GENERAL PURPOSE (GP) R12 MICRO-PROGRAM COUNTER (MICRO-PC) R13 GENERAL PURPOSE / INDIRECT REGISTER INDEX (IRI) R15 STATUS AND CONTROL (ST)		
R2 GENERAL PURPOSE (GP) R3 GENERAL PURPOSE (GP) R4 PROGRAM COUNTER (PC) R5 GENERAL PURPOSE / LOCAL VARIABLE POINTER (LV) R6 STACK POINTER (SP) R7 TOP OF STACK (ToS) R8 GENERAL PURPOSE / ADDRESS INDEX 0 (AIO) R9 GENERAL PURPOSE / ADDRESS INDEX 1 (AI1) R10 GENERAL PURPOSE (GP) R11 GENERAL PURPOSE (GP) R12 MICRO-PROGRAM COUNTER (MICRO-PC) R13 GENERAL PURPOSE (GP) R14 GENERAL PURPOSE / INDIRECT REGISTER INDEX (IRI)	RO	GENERAL PURPOSE (GP)
R3 GENERAL PURPOSE (GP) R4 PROGRAM COUNTER (PC) R5 GENERAL PURPOSE / LOCAL VARIABLE POINTER (LV) R6 STACK POINTER (SP) R7 TOP OF STACK (ToS) R8 GENERAL PURPOSE / ADDRESS INDEX 0 (AIO) R9 GENERAL PURPOSE / ADDRESS INDEX 1 (AI1) R10 GENERAL PURPOSE (GP) R11 GENERAL PURPOSE (GP) R12 MICRO-PROGRAM COUNTER (MICRO-PC) R13 GENERAL PURPOSE (GP) R14 GENERAL PURPOSE / INDIRECT REGISTER INDEX (IRI)	R1	GENERAL PURPOSE (GP)
R4 PROGRAM COUNTER (PC) R5 GENERAL PURPOSE / LOCAL VARIABLE POINTER (LV) R6 STACK POINTER (SP) R7 TOP OF STACK (ToS) R8 GENERAL PURPOSE / ADDRESS INDEX 0 (AI0) R9 GENERAL PURPOSE / ADDRESS INDEX 1 (AI1) R10 GENERAL PURPOSE (GP) R11 GENERAL PURPOSE (GP) R12 MICRO-PROGRAM COUNTER (MICRO-PC) R13 GENERAL PURPOSE (GP) R14 GENERAL PURPOSE / INDIRECT REGISTER INDEX (IRI)	R2	GENERAL PURPOSE (GP)
R5 GENERAL PURPOSE / LOCAL VARIABLE POINTER (LV) R6 STACK POINTER (SP) R7 TOP OF STACK (ToS) R8 GENERAL PURPOSE / ADDRESS INDEX 0 (AI0) R9 GENERAL PURPOSE / ADDRESS INDEX 1 (AI1) R10 GENERAL PURPOSE (GP) R11 GENERAL PURPOSE (GP) R12 MICRO-PROGRAM COUNTER (MICRO-PC) R13 GENERAL PURPOSE (GP) R14 GENERAL PURPOSE / INDIRECT REGISTER INDEX (IRI)	R3	GENERAL PURPOSE (GP)
R6 STACK POINTER (SP) R7 TOP OF STACK (ToS) R8 GENERAL PURPOSE / ADDRESS INDEX 0 (AI0) R9 GENERAL PURPOSE / ADDRESS INDEX 1 (AI1) R10 GENERAL PURPOSE (GP) R11 GENERAL PURPOSE (GP) R12 MICRO-PROGRAM COUNTER (MICRO-PC) R13 GENERAL PURPOSE (GP) R14 GENERAL PURPOSE / INDIRECT REGISTER INDEX (IRI)	R4	PROGRAM COUNTER (PC)
R7 TOP OF STACK (ToS) R8 GENERAL PURPOSE / ADDRESS INDEX 0 (AI0) R9 GENERAL PURPOSE / ADDRESS INDEX 1 (AI1) R10 GENERAL PURPOSE (GP) R11 GENERAL PURPOSE (GP) R12 MICRO-PROGRAM COUNTER (MICRO-PC) R13 GENERAL PURPOSE (GP) R14 GENERAL PURPOSE / INDIRECT REGISTER INDEX (IRI)	R5	GENERAL PURPOSE / LOCAL VARIABLE POINTER (LV)
R8 GENERAL PURPOSE / ADDRESS INDEX 0 (AI0) R9 GENERAL PURPOSE / ADDRESS INDEX 1 (AI1) R10 GENERAL PURPOSE (GP) R11 GENERAL PURPOSE (GP) R12 MICRO-PROGRAM COUNTER (MICRO-PC) R13 GENERAL PURPOSE (GP) R14 GENERAL PURPOSE / INDIRECT REGISTER INDEX (IRI)	R6	STACK POINTER (SP)
R9 GENERAL PURPOSE / ADDRESS INDEX 1 (AI1) R10 GENERAL PURPOSE (GP) R11 GENERAL PURPOSE (GP) R12 MICRO-PROGRAM COUNTER (MICRO-PC) R13 GENERAL PURPOSE (GP) R14 GENERAL PURPOSE / INDIRECT REGISTER INDEX (IRI)	R7	TOP OF STACK (ToS)
R10 GENERAL PURPOSE (GP) R11 GENERAL PURPOSE (GP) R12 MICRO-PROGRAM COUNTER (MICRO-PC) R13 GENERAL PURPOSE (GP) R14 GENERAL PURPOSE / INDIRECT REGISTER INDEX (IRI)	R8	GENERAL PURPOSE / ADDRESS INDEX 0 (AI0)
R11 GENERAL PURPOSE (GP) R12 MICRO-PROGRAM COUNTER (MICRO-PC) R13 GENERAL PURPOSE (GP) R14 GENERAL PURPOSE / INDIRECT REGISTER INDEX (IRI)	R9	GENERAL PURPOSE / ADDRESS INDEX 1 (AI1)
R12 MICRO-PROGRAM COUNTER (MICRO-PC) R13 GENERAL PURPOSE (GP) R14 GENERAL PURPOSE / INDIRECT REGISTER INDEX (IRI)	R10	GENERAL PURPOSE (GP)
R13 GENERAL PURPOSE (GP) R14 GENERAL PURPOSE / INDIRECT REGISTER INDEX (IRI)	R11	GENERAL PURPOSE (GP)
R14 GENERAL PURPOSE / INDIRECT REGISTER INDEX (IRI)	R12	MICRO-PROGRAM COUNTER (MICRO-PC)
	R13	GENERAL PURPOSE (GP)
R15 STATUS AND CONTROL (ST)	R14	GENERAL PURPOSE / INDIRECT REGISTER INDEX (IRI)
	R15	STATUS AND CONTROL (ST)

FIG. 4

